

CS415 Compilers

Instruction Scheduling (part 3)

These slides are based on slides copyrighted by Keith Cooper, Ken Kennedy & Linda Torczon at Rice University

- First homework has been posted; due Wednesday, February 9
- Recitation slides are available on our website
- First project will be on instruction scheduling


<u>Operation</u>	<u>Cycles</u>
load	3
loadl	1
loadAl	3
store	3
storeAl	3
add	1
mult	2
fadd	1
fmult	2
shift	1
output	1
outputAl	1

Build a simple local scheduler (basic block)

- non-blocking loads & stores
- different latencies load/store vs. arith. etc. operations
- different heuristics
- forward / backward scheduling

1. Build the dependence graph

```
S(n):
                             r0,@w
               loadAl
         a:
                                        ⇒ r1
                             r1,r1
         b:
               add
                                        \Rightarrow r1
              loadAl
                             r0,@x \Rightarrow r2
         C:
                             r1,r2 \Rightarrow r1
               mult
         d:
               loadAl
                             r0,@y \Rightarrow r3
         e:
                             r1,r3 \Rightarrow r1
               mult
   11
                             r0,@z \Rightarrow r2
   12
              loadAl
         g:
                             r1,r2 \Rightarrow r1
              mult
   15
   17
               storeAl
                             r1
                                        \Rightarrow r0,@w
   20
                The Code
```




The Dependence Graph

 \Rightarrow 20 cycles

Scheduling Example

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path

a:	loadAl	r0,@w	⇒r1
b:	add	r1,r1	⇒r1
c:	loadAl	r0,@x	⇒ r2
d:	mult	r1,r2	⇒r1
e:	loadAl	r0,@y	\Rightarrow r3
f:	mult	r1,r3	⇒ r1
g:	loadAl	r0,@z	\Rightarrow r2
h:	mult	r1,r2	⇒r1
i:	storeAl	r1	⇒ r0,@w



The Code

The Dependence Graph

The Code

S(n) =


cs415, spring 22


CYCLE = 0

READY - SET

ACTIVE - SET

The Generated Code





The Dependence Graph (longest latency-weighted)

The Code

READY - SET

ACTIVE - SET

The Generated Code

0 a: loadAI. r0, @w => r1
1 c: loadAI r0, @x => r2
2 e: loadAI r0, @y => r3
3 b: add r1, r1 => r1
4 d: mult r1, r2 => r1
5

S(n) = 6 g: loadAI r0, @z => r2 f: mult r1, r3 => r1 8 9 h: mult r1, r2 => r1

10

11

12

i: storeAI r1 => r0,@w

a anti on the anti of the anti

The Dependence Graph (longest latency-weighted)

cs415, spring 22

Local (Forward) List Scheduling

```
Cycle \leftarrow 0
Ready \leftarrow leaves of P
Active \leftarrow \emptyset
while (Ready \cup Active \neq \emptyset)
   if (Ready \neq \emptyset) then
     remove an op from Ready
     S(op) \leftarrow Cycle
    Active \leftarrow Active \cup op
  Cycle ← Cycle + 1
  for each op \in Active
      if (S(op) + delay(op) \le Cycle) then
        remove op from Active
        for each successor s of op in P
            if (s is ready) then
              Ready \leftarrow Ready \cup s
```

Removal in priority order

op has completed execution

If successor's operands are ready, put it on Ready

RUTGERS Instruction Scheduling (Definitions)

- A <u>correct schedule</u> S maps each $n \in N$ into a non-negative integer representing its cycle number such that
- 1. $S(n) \ge 0$, for all $n \in \mathbb{N}$, obviously
- 2. If $(n_1, n_2) \in E$, $S(n_1) + delay(n_1) \leq S(n_2)$
- 3. For each type t, there are no more operations of type t in any cycle than the target machine can issue;

(Note: we only use a single type here - single pipeline)

The <u>length</u> of a schedule S, denoted L(S), is $L(S) = \max_{n \in N} (S(n) + delay(n))$

The goal is to find the shortest possible correct schedule. S is <u>time-optimal</u> if $L(S) \le L(S_1)$, for all other schedules S_1

Note: We are trying to minimize execution time here.

Instruction Scheduling (What's so difficult?)

Critical Points

- All operands must be available
- Multiple operations can be <u>ready</u>
- Operands can have multiple predecessors

Together, these issues make scheduling <u>hard</u>


(NP-Complete)

Local scheduling is the simple case

- Restricted to straight-line code (single basic block)
- Consistent and predictable latencies

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path

a:	IoadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒r1
c:	loadAl	r0,@x	⇒ r2
d:	mult	r1,r2	⇒r1
e:	loadAl	r0,@y	\Rightarrow r3
f:	mult	r1,r3	⇒r1
g:	loadAl	r0,@z	⇒ r2
h:	mult	r1,r2	⇒r1
i:	storeAl	r1	\Rightarrow r0,@w




The Code

The Dependence Graph

Note: Here we assume that an operation has to finish to satisfy an anti dependence. Our ILOC simulator takes only one cycle to satisfy an anti dependence since read-stage is executed before write stage (EaC). []

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path

a:	loadAl	r0,@w	⇒r1
b:	add	r1,r1	⇒r1
C:	IoadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	\Rightarrow r3
f:	mult	r1,r3	⇒ r1
g:	IoadAl	r0,@z	⇒ r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	\Rightarrow r0,@w




The Code

The Dependence Graph

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path
- 3. Perform list scheduling (forward)

a:	IoadAl	r0,@w	⇒r1
b:	add	r1,r1	⇒r1
C:	loadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	\Rightarrow r3
f:	mult	r1,r3	⇒r1
g:	IoadAl	r0,@z	⇒ r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	\Rightarrow r0,@w




The Code

The Dependence Graph

We assume full latency for anti-dependences here

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path
- 3. Perform list scheduling (forward)

```
S(n):
              loadAl
                             r0,@w
                                        ⇒ r1
          a:
              loadAl
                             r0,@x
                                        \Rightarrow r2
              loadAl
                             r0,@y \Rightarrow r3
          e:
                             r1,r1 \Rightarrow r1
             add
          b:
             mult
          d:
                             r1,r2 \Rightarrow r1
                             r0,@z \Rightarrow r2
             loadAl
         g:
                             r1,r3
              mult
                                        \Rightarrow r1
         h:
                             r1,r2 \Rightarrow r1
              mult
   11
                                        \Rightarrow r0,@w
              storeAl
                             r1
   14
```



The Code

 \Rightarrow 14

The Dependence Graph

we assume full latency for anti-dependences here

RUTGERS More on Scheduling

Forward list scheduling

- start with available ops
- · work forward
- ready \Rightarrow all operands available

Backward list scheduling

- start with no successors
- work backward
- ready \Rightarrow latency covers operands

<u>Different heuristics (forward) based on Dependence Graph</u>

- 1. Longest latency weighted path to root (\Rightarrow critical path)
- 2. Highest latency instructions (\Rightarrow more overlap)
- 3. Most immediate successors (\Rightarrow create more candidates)
- 4. Most descendents (\Rightarrow create more candidates)
- 5. ...

Interactions with register allocation (Note: we are not doing this)

- perform dynamic register renaming (\Rightarrow may require spill code)
- move life ranges around (⇒ may remove or require spill code)

•

Next topic

Register Allocation EaC 13.1 - 13.3 (Top-down and Bottom-Up Allocation)