

# Lecture 5: Machine Language

CS105: Great Insights in Computer Science  
Michael L. Littman, Fall 2006

# Recap

- Using logic gates, we know how to do a bunch of things with bits:
  - test equality
  - if-then-else gate
  - select one bit from a set (universal gate)

# What Can We Do?

- Lots: Any function of bits, we can specify with logic gates.
- But, creating dedicated circuitry for every new problem is daunting and inefficient.
- Would like a way of using a fixed set of circuits to act like any circuitry we might want.
- We can use the state-machine idea to trade gates for time...

# Concrete Example: Adding

$$\begin{array}{r} 10 \\ 11 \\ + 10 \\ \hline 101 \end{array}$$
$$\begin{array}{r} c_1 c_0 \\ x_1 x_0 \\ + y_1 y_0 \\ \hline z_2 z_1 z_0 \end{array}$$

- We want to compute the sum of  $x$  and  $y$  (2-bit numbers).  $z$  (3 bits) is the answer and  $c$  (2 bits) is the carry.
- $z_0 = (x_0 \text{ and not } y_0) \text{ or } (\text{not } x_0 \text{ and } y_0)$
- $c_0 = (x_0 \text{ and } y_0)$

# Concrete Example: Adding

$$\begin{array}{r} 10 \\ 11 \\ + 10 \\ \hline 101 \end{array} \qquad \begin{array}{r} c_1 c_0 \\ x_1 x_0 \\ + y_1 y_0 \\ \hline z_2 z_1 z_0 \end{array}$$

- $z_1 = (x_1 \text{ and not } y_1 \text{ and not } c_0) \text{ or } (\text{not } x_1 \text{ and } y_1 \text{ and not } c_0) \text{ or } (\text{not } x_1 \text{ and not } y_1 \text{ and } c_0) \text{ or } (x_1 \text{ and } y_1 \text{ and } c_0)$
- $c_1 = z_2 = (x_1 \text{ and } y_1 \text{ and not } c_0) \text{ or } (x_1 \text{ and not } y_1 \text{ and } c_0) \text{ or } (\text{not } x_1 \text{ and } y_1 \text{ and } c_0) \text{ or } (x_1 \text{ and } y_1 \text{ and } c_0)$

# Adding Bytes

- Computing  $z_i$  and  $c_i$  from  $x_i$ ,  $y_i$ , and  $c_{i-1}$  can be carried out with 6 ands, 3 ors, 4 nots.
- The previous slide uses 16 ands, 6 ors, and 9 nots (not as good).
- This operation is called a “full adder”.
- By chaining together one full adder per bit, we can make a circuit that adds any number of bits (4, 8, 16, 32, 64, etc.).


# Hardware

- So, any function we want to implement from bits to bits can be carried out by constructing the right circuit of and / or / nots.
- Creating a circuit solves the problem “in hardware”.
- The advantage of hardware solutions are that they are fast.
- The disadvantage is that they are inflexible.

# Software

- The lovely thing about a computer is that the hardware does not have to change for the computer to change its behavior.
- A fixed set of circuits can actually change its behavior to represent any desired function!
- Build one, reprogram into anything.
- Disadvantage of the software approach: Can be much slower.

# Programming an Adder



Circuit level:

Instruction level:

- $H = A \text{ xor } B = (A \text{ and not } B) \text{ or } (\text{not } A \text{ and } B)$
- $C_1 = (A \text{ and } B) \text{ or } (C \text{ and } H)$
- $S = H \text{ xor } C = (H \text{ and not } C) \text{ or } (\text{not } H \text{ and } C)$

# Simple Statements

- Still too many different statements.
  - Break complex statements down into a set of simple statements.
  - Instead of  $E = (H \text{ and not } C) \text{ or } (\text{not } H \text{ and } C)$ :
- $\text{acc} = \text{not } C$
  - $\text{acc} = \text{acc and } H$
  - $P = \text{acc}$
  - $\text{acc} = \text{not } H$
  - $\text{acc} = \text{acc and } C$
  - $\text{acc} = \text{acc or } P$
  - $E = \text{acc}$

# Instruction Set: 7 Bits

- **V** in 0000...1111 (variables A- P)
- **000V**:  $\text{acc} = \text{acc and } V$
- **001V**:  $\text{acc} = \text{acc or } V$
- **010V**:  $\text{acc} = V$
- **011V**:  $\text{acc} = \text{not } V$
- **acc**: special temporary variable
- **100V**:  $V = \text{acc and } V$
- **101V**:  $V = \text{acc or } V$
- **110V**:  $V = \text{acc}$
- **111V**:  $V = \text{not acc}$

0000	A	0010	C	0100	E	0110	G	1000	I	1010	K	1100	M	1110	O
0001	B	0011	D	0101	F	0111	H	1001	J	1011	L	1101	N	1111	P


# Memory

- Need a place to store the various quantities we're working with.
- Main memory is like a giant filing cabinet, where each drawer is numbered consecutively and can store one **value**.
- Need to be able to store and retrieve values.



# Memory Circuit

- We'll have 32 memory locations, for instructions.
- Each one has an 5-bit name (0-31) called its "address".
- Memory circuit takes the contents of memory (32 x 7 bits) and an address, 229 bits in all, & outputs the data stored at the corresponding address.




# Memory Lookup

```
def memlookup(add, mem):
    mem00 = mem[0]
    mem01 = ifthenelse7(equal5(intToByte( 1),add), mem[ 1], mem00)
    mem02 = ifthenelse7(equal5(intToByte( 2),add), mem[ 2], mem01)
    mem03 = ifthenelse7(equal5(intToByte( 3),add), mem[ 3], mem02)
    mem04 = ifthenelse7(equal5(intToByte( 4),add), mem[ 4], mem03)
    mem05 = ifthenelse7(equal5(intToByte( 5),add), mem[ 5], mem04)
    mem06 = ifthenelse7(equal5(intToByte( 6),add), mem[ 6], mem05)
    mem07 = ifthenelse7(equal5(intToByte( 7),add), mem[ 7], mem06)
    mem08 = ifthenelse7(equal5(intToByte( 8),add), mem[ 8], mem07)
    mem09 = ifthenelse7(equal5(intToByte( 9),add), mem[ 9], mem08)
    mem10 = ifthenelse7(equal5(intToByte(10),add), mem[10], mem09)
    mem11 = ifthenelse7(equal5(intToByte(11),add), mem[11], mem10)
    mem12 = ifthenelse7(equal5(intToByte(12),add), mem[12], mem11)
    mem13 = ifthenelse7(equal5(intToByte(13),add), mem[13], mem12)
    mem14 = ifthenelse7(equal5(intToByte(14),add), mem[14], mem13)
    mem15 = ifthenelse7(equal5(intToByte(15),add), mem[15], mem14)
    mem16 = ifthenelse7(equal5(intToByte(16),add), mem[16], mem15)
    mem17 = ifthenelse7(equal5(intToByte(17),add), mem[17], mem16)
    mem18 = ifthenelse7(equal5(intToByte(18),add), mem[18], mem17)
    mem19 = ifthenelse7(equal5(intToByte(19),add), mem[19], mem18)
    mem20 = ifthenelse7(equal5(intToByte(20),add), mem[20], mem19)
    mem21 = ifthenelse7(equal5(intToByte(21),add), mem[21], mem20)
    mem22 = ifthenelse7(equal5(intToByte(22),add), mem[22], mem21)
    mem23 = ifthenelse7(equal5(intToByte(23),add), mem[23], mem22)
    mem24 = ifthenelse7(equal5(intToByte(24),add), mem[24], mem23)
    mem25 = ifthenelse7(equal5(intToByte(25),add), mem[25], mem24)
    mem26 = ifthenelse7(equal5(intToByte(26),add), mem[26], mem25)
    mem27 = ifthenelse7(equal5(intToByte(27),add), mem[27], mem26)
    mem28 = ifthenelse7(equal5(intToByte(28),add), mem[28], mem27)
    mem29 = ifthenelse7(equal5(intToByte(29),add), mem[29], mem28)
    mem30 = ifthenelse7(equal5(intToByte(30),add), mem[30], mem29)
    mem31 = ifthenelse7(equal5(intToByte(31),add), mem[31], mem30)
    return mem31
```

# Writing to Memory

- Similar circuit allows memory cells to be altered.
- $\text{mem}[\text{address}] = \text{newval}$
- If needed for future processing, copied back up at the end of the cycle.



# Memory Write

```
def memwrite(active, add, mem, val):  
    return [  
        ifthenelse7(active and equal5(intToByte( 0),add), val, mem[ 0]),  
        ifthenelse7(active and equal5(intToByte( 1),add), val, mem[ 1]),  
        ifthenelse7(active and equal5(intToByte( 2),add), val, mem[ 2]),  
        ifthenelse7(active and equal5(intToByte( 3),add), val, mem[ 3]),  
        ifthenelse7(active and equal5(intToByte( 4),add), val, mem[ 4]),  
        ifthenelse7(active and equal5(intToByte( 5),add), val, mem[ 5]),  
        ifthenelse7(active and equal5(intToByte( 6),add), val, mem[ 6]),  
        ifthenelse7(active and equal5(intToByte( 7),add), val, mem[ 7]),  
        ifthenelse7(active and equal5(intToByte( 8),add), val, mem[ 8]),  
        ifthenelse7(active and equal5(intToByte( 9),add), val, mem[ 9]),  
        ifthenelse7(active and equal5(intToByte(10),add), val, mem[10]),  
        ifthenelse7(active and equal5(intToByte(11),add), val, mem[11]),  
        ifthenelse7(active and equal5(intToByte(12),add), val, mem[12]),  
        ifthenelse7(active and equal5(intToByte(13),add), val, mem[13]),  
        ifthenelse7(active and equal5(intToByte(14),add), val, mem[14]),  
        ifthenelse7(active and equal5(intToByte(15),add), val, mem[15]),  
        ifthenelse7(active and equal5(intToByte(16),add), val, mem[16]),  
        ifthenelse7(active and equal5(intToByte(17),add), val, mem[17]),  
        ifthenelse7(active and equal5(intToByte(18),add), val, mem[18]),  
        ifthenelse7(active and equal5(intToByte(19),add), val, mem[19]),  
        ifthenelse7(active and equal5(intToByte(20),add), val, mem[20]),  
        ifthenelse7(active and equal5(intToByte(21),add), val, mem[21]),  
        ifthenelse7(active and equal5(intToByte(22),add), val, mem[22]),  
        ifthenelse7(active and equal5(intToByte(23),add), val, mem[23]),  
        ifthenelse7(active and equal5(intToByte(24),add), val, mem[24]),  
        ifthenelse7(active and equal5(intToByte(25),add), val, mem[25]),  
        ifthenelse7(active and equal5(intToByte(26),add), val, mem[26]),  
        ifthenelse7(active and equal5(intToByte(27),add), val, mem[27]),  
        ifthenelse7(active and equal5(intToByte(28),add), val, mem[28]),  
        ifthenelse7(active and equal5(intToByte(29),add), val, mem[29]),  
        ifthenelse7(active and equal5(intToByte(30),add), val, mem[30]),  
        ifthenelse7(active and equal5(intToByte(31),add), val, mem[31])]
```

# Persistence of Memory

- We can use this memory idea to store the Boolean variables (A-P).
- We can also use another set of memory locations to store the series of instructions to be executed(program).
- How is are the instructions stored?



# One Instruction

b6 b5 b4 b3 b2 b1 b0

load/store (1 bit)

- 0: load; 1: store

instruction (2 bits)

- 00: acc **or** V
- 01: acc **and** V
- 10: acc (load) / V (store)
- 11: **not** acc (load) / not V (store)

variable name (4 bits)

1011000

- store = 1
- instruction = 01
- constant = 1000 = I
- So, "I = acc and I"

# Series of Instructions

contents (decimal)      contents (binary)


address

0	51	0110011	acc = not D
1	17	0010001	acc = acc and B
2	111	1101111	P = acc
3	49	0110001	acc = not B
4	19	0010011	acc = acc and D
5	15	0001111	acc = acc or P
6	104	1101000	I = acc
7	33	0100001	acc = B
8	19	0010011	acc = acc and D


Michael Littman's  
Mini Logic  
Machine Language  
(ML<sup>3</sup>)

contents  
(instruction)

Program counter:  
which address's  
instruction to  
process next




Registers: Boolean  
variables and their values




Accumulator:  
Special register

# von Neumann Architecture

- A computer is just a big state machine.
- Input: registers, memory, input devices
- Output: new values for registers, memory, output devices
- PC = Program counter, the address of the statement to be executed.



# Cycle: A Whole Computer



# Cycle: Symbolically

```
def cycle(input):
```

```
    [mem,pc,acc,reg] = input
```

```
    ir = memlookup32x7(pc,mem)
```

```
    pcnew = addbyte5(pc, intToByte5(1))
```

```
    v = ir[3:]
```

```
    val = memlookup16x1(v,reg)
```

```
    res = ifthenelse(not ir[1] and not ir[2], acc or val, False)
```

```
    res = ifthenelse(not ir[1] and ir[2], acc and val, res)
```

```
    res = ifthenelse(not ir[0] and ir[1] and not ir[2], val, res)
```

```
    res = ifthenelse(ir[0] and ir[1] and not ir[2], acc, res)
```

```
    res = ifthenelse(not ir[0] and ir[1] and ir[2], not val, res)
```

```
    res = ifthenelse(ir[0] and ir[1] and ir[2], not acc, res)
```

```
    accnew = ifthenelse(ir[0], acc, res)
```

```
    regnew = memwrite16x1(ir[0],v,reg,res)
```

```
    return [mem,pcnew,accnew,regnew]
```

- DEMO

# Instruction Sets

- ML<sup>3</sup> used a particular design that made it relatively easy to fit in a lecture slide while handling 2-bit addition.
- Computer manufacturers have different goals in mind: cost, speed, ease of running modern programs.
- Some quick examples:

# x86: Intel's Old Set

AAA: Ascii Adjust for Addition  
AAD: Ascii Adjust for Division  
AAM: Ascii Adjust for Multiplication  
AAS: Ascii Adjust for Subtraction  
ADC: Add With Carry  
ADD: Arithmetic Addition  
AND: Logical And  
ARPL: Adjusted Requested Privilege Level of Selector (286+ PM)  
BOUND: Array Index Bound Check (80188+)  
BSF: Bit Scan Forward (386+)  
BSR: Bit Scan Reverse (386+)  
BSWAP: Byte Swap (486+)  
BT: Bit Test (386+)  
BTC: Bit Test with Complement (386+)  
BTR: Bit Test with Reset (386+)  
BTS: Bit Test and Set (386+)  
CALL: Procedure Call  
CBW: Convert Byte to Word  
CDQ: Convert Double to Quad (386+)  
CLC: Clear Carry  
CLD: Clear Direction Flag  
CLI: Clear Interrupt Flag (disable)  
CLTS: Clear Task Switched Flag (286+ privileged)  
CMC: Complement Carry Flag  
CMP: Compare  
CMPS: Compare String (Byte, Word or Doubleword)  
CMPXCHG: Compare and Exchange  
CWD: Convert Word to Doubleword  
CWDE: Convert Word to Extended Doubleword (386+)  
DAA: Decimal Adjust for Addition  
DAS: Decimal Adjust for Subtraction  
DEC: Decrement  
DIV: Divide  
ENTER: Make Stack Frame (80188+)  
ESC: Escape  
HLT: Halt CPU  
IDIV: Signed Integer Division  
IMUL: Signed Multiply  
IN: Input Byte or Word From Port

INC: Increment  
INS: Input String from Port (80188+)  
INT: Interrupt  
INTO: Interrupt on Overflow  
INVD: Invalidate Cache (486+)  
INVLPG: Invalidate Translation Look-Aside Buffer Entry (486+)  
IRET/IRETD: Interrupt Return  
Jxx: Jump Instructions Table  
JCXZ/JECXZ: Jump if Register (E)CX is Zero  
JMP: Unconditional Jump  
LAHF: Load Register AH From Flags  
LAR: Load Access Rights (286+ protected)  
LDS: Load Pointer Using DS  
LEA: Load Effective Address  
LEAVE: Restore Stack for Procedure Exit (80188+)  
LES: Load Pointer Using ES  
LFS: Load Pointer Using FS (386+)  
LGDT: Load Global Descriptor Table (286+ privileged)  
LIDT: Load Interrupt Descriptor Table (286+ privileged)  
LGS: Load Pointer Using GS (386+)  
LLDT: Load Local Descriptor Table (286+ privileged)  
LMSW: Load Machine Status Word (286+ privileged)  
LOCK: Lock Bus  
LODS: Load String (Byte, Word or Double)  
LOOP: Decrement CX and Loop if CX Not Zero  
LOOPE/LOOPZ: Loop While Equal / Loop While Zero  
LOOPNZ/LOOPNE: Loop While Not Zero / Loop While Not Equal  
LSL: Load Segment Limit (286+ protected)  
LSS: Load Pointer Using SS (386+)  
LTR: Load Task Register (286+ privileged)  
MOV: Move Byte or Word  
MOVS: Move String (Byte or Word)  
MOVSX: Move with Sign Extend (386+)  
MOVZX: Move with Zero Extend (386+)  
MUL: Unsigned Multiply

NEG: Two's Complement Negation  
NOP: No Operation (90h)  
NOT: One's Complement Negation (Logical NOT)  
OR: Inclusive Logical OR  
OUT: Output Data to Port  
OUTS: Output String to Port (80188+)  
POP: Pop Word off Stack  
POPA/POPAD: Pop All Registers onto Stack (80188+)  
POPF/POPPD: Pop Flags off Stack  
PUSH: Push Word onto Stack  
PUSHA/PUSHAD: Push All Registers onto Stack (80188+)  
PUSHF/PUSHFD: Push Flags onto Stack  
RCL: Rotate Through Carry Left  
RCR: Rotate Through Carry Right  
REP: Repeat String Operation  
REPE/REPZ: Repeat Equal / Repeat Zero  
REPNE/REPNZ: Repeat Not Equal / Repeat Not Zero  
RET/RETF: Return From Procedure  
ROL: Rotate Left  
ROR: Rotate Right  
SAHF: Store AH Register into FLAGS  
SAL/SHL: Shift Arithmetic Left / Shift Logical Left  
SAR: Shift Arithmetic Right  
SBB: Subtract with Borrow/Carry  
SCAS: Scan String (Byte, Word or Doubleword)  
SETAE/SETNB: Set if Above or Equal / Set if Not Below (386+)  
SETB/SETNAE: Set if Below / Set if Not Above or Equal (386+)  
SETBE/SETNA: Set if Below or Equal / Set if Not Above (386+)  
SETE/SETZ: Set if Equal / Set if Zero (386+)  
SETNE/SETNZ: Set if Not Equal / Set if Not Zero (386+)  
SETL/SETNGE: Set if Less / Set if Not Greater or Equal (386+)  
SETGE/SETNL: Set if Greater or Equal / Set if Not Less (386+)


SETLE/SETNG: Set if Less or Equal / Set if Not greater or Equal (386+)  
SETG/SETNLE: Set if Greater / Set if Not Less or Equal (386+)  
SETS: Set if Signed (386+)  
SETNS: Set if Not Signed (386+)  
SETC: Set if Carry (386+)  
SETNC: Set if Not Carry (386+)  
SETO: Set if Overflow (386+)  
SETNO: Set if Not Overflow (386+)  
SETP/SETPE: Set if Parity / Set if Parity Even (386+)  
SETNP/SETPO: Set if No Parity / Set if Parity Odd (386+)  
SGDT: Store Global Descriptor Table (286+ privileged)  
SIDT: Store Interrupt Descriptor Table (286+ privileged)  
SHL: Shift Logical Left  
SHR: Shift Logical Right  
SHLD/SHRD: Double Precision Shift (386+)  
SLDT: Store Local Descriptor Table (286+ privileged)  
SMSW: Store Machine Status Word (286+ privileged)  
STC: Set Carry  
STD: Set Direction Flag  
STI: Set Interrupt Flag (Enable Interrupts)  
STOS: Store String (Byte, Word or Doubleword)  
STR: Store Task Register (286+ privileged)  
SUB: Subtract  
TEST: Test For Bit Pattern  
VERR: Verify Read (286+ protected)  
VERW: Verify Write (286+ protected)  
WAIT/FWAIT: Event Wait  
WBINVD: Write-Back and Invalidate Cache (486+)  
XCHG: Exchange  
XLAT/XLATB: Translate  
XOR: Exclusive OR

# Z80: My First

ADC A,(HL)	AND N	DEC HL	INC IY	LD A,(DE)	LD DE,(NN)	LDD	RES b,(IY+N)	RST 38H	SUB LY
ADC A,(IX+N)	BIT b,(HL)	DEC IX	INC L	LD A,(HL)	LD DE,NN	LDDR	RES b,r	SBC A,(HL)	SUB N
ADC A,(IY+N)	BIT b,(IX+N)	DEC IY	INC LX	LD A,(IX+N)	LD E,(HL)	LDI	RET	SBC A,(IX+N)	XOR (HL)
ADC A,r	BIT b,(IY+N)	DEC L	INC LY	LD A,(IY+N)	LD E,(IX+N)	LDIR	RET C	SBC A,(IY+N)	XOR (IX+N)
ADC A,HX	BIT b,r	DEC SP	INC SP	LD A,(NN)	LD E,(IY+N)	NEG	RET M	SBC A,r	XOR (IY+N)
ADC A,HY	CALL C,NN	DI	IND	LD A,r	LD E,HX	NOP	RET NC	SBC HX	XOR r
ADC A,LX	CALL M,NN	DJNZ \$N+2	INDR	LD A,HX	LD E,HY	OR (HL)	RET NZ	SBC HY	XOR HX
ADC A,LY	CALL NC,NN	EI	INI	LD A,HY	LD E,LX	OR (IX+N)	RET P	SBC LX	XOR HY
ADC A,N	CALL NC,NN	EX (SP),HL	INIR	LD A,LX	LD E,LY	OR (IY+N)	RET PE	SBC LY	XOR LX
ADC HL,BC	CALL NN	EX (SP),IX	JP \$NN	LD A,LY	LD E,r	OR r	RET PO	SBC A,N	XOR LY
ADC HL,DE	CALL NZ,NN	EX (SP),IY	JP (HL)	LD A,I	LD E,N	OR HX	RET Z	SBC HL,BC	XOR N
ADC HL,HL	CALL P,NN	EX AF,AF'	JP (IX)	LD A,N	LD H,(HL)	OR HY	RETI	SBC HL,DE	
ADC HL,SP	CALL PE,NN	EX DE,HL	JP (IY)	LD A,R	LD H,(IX+N)	OR LX	RETN	SBC HL,HL	
ADD A,(HL)	CALL PO,NN	EXX	JP C,\$NN	LD B,(HL)	LD H,(IY+N)	OR LY	RL (HL)	SBC HL,SP	
ADD A,(IX+N)	CALL Z,NN	HALT	JP M,\$NN	LD B,(IX+N)	LD H,r	OR N	RL r	SCF	
ADD A,(IY+N)	CCF	IM 0	JP NC,\$NN	LD B,(IY+N)	LD H,N	OTDR	RL (IX+N)	SET b,(HL)	
ADD A,r	CP (HL)	IM 1	JP NZ,\$NN	LD B,HX	LD HL,(NN)	OTIR	RL (IY+N)	SET b,(IX+N)	
ADD A,HX	CP (IX+N)	IM 2	JP P,\$NN	LD B,HY	LD HL,NN	OUT (C),A	RLA	SET b,(IY+N)	
ADD A,HY	CP (IY+N)	IN A,(C)	JP PE,\$NN	LD B,LX	LD HX,r*	OUT (C),B	RLC (HL)	SET b,r	
ADD A,LX	CP r	IN A,(N)	JP PO,\$NN	LD B,LY	LD HX,N	OUT (C),C	RLC (IX+N)	SLA (HL)	
ADD A,LY	CP HX	IN B,(C)	JP Z,\$NN	LD B,r	LD HY,r*	OUT (C),D	RLC (IY+N)	SLA (IX+N)	
ADD A,N	CP HY	IN C,(C)	JR \$N+2	LD B,N	LD HY,N	OUT (C),E	RLC r	SLA (IY+N)	
ADD HL,BC	CP LX	IN D,(C)	JR C,\$N+2	LD BC,(NN)	LD I,A	OUT (C),H	RLCA	SLA r	
ADD HL,DE	CP LY	IN E,(C)	JR NC,\$N+2	LD BC,NN	LD IX,(NN)	OUT (C),L	RLD	SLL (HL)	
ADD HL,HL	CP N	IN H,(C)	JR NZ,\$N+2	LD C,(HL)	LD IX,NN	OUT (C),O	RR (HL)	SLL (IX+N)	
ADD HL,SP	CPD	IN L,(C)	JR Z,\$N+2	LD C,(IX+N)	LD IY,(NN)	OUT (N),A	RR r	SLL (IY+N)	
ADD IX,BC	CPDR	IN (C)	LD (BC),A	LD C,(IY+N)	LD IY,NN	OUTD	RR (IX+N)	SLL r	
ADD IX,DE	CPI	INC (HL)	LD (DE),A	LD C,HX	LD L,(HL)	OUTI	RR (IY+N)	SRA (HL)	
ADD IX,IX	CPIR	INC (IX+N)	LD (HL),r	LD C,HY	LD L,(IX+N)	POP AF	RRA	SRA (IX+N)	
ADD IX,SP	CPL	INC (IY+N)	LD (HL),N	LD C,LX	LD L,(IY+N)	POP BC	RRC (HL)	SRA (IY+N)	
ADD IY,BC	DAA	INC A	LD (IX+N),r	LD C,LY	LD L,r	POP DE	RRC (IX+N)	SRA r	
ADD IY,DE	DEC (HL)	INC B	LD (IX+N),N	LD C,r	LD L,N	POP HL	RRC (IY+N)	SRL (HL)	
ADD IY,IY	DEC (IX+N)	INC BC	LD (IY+N),r	LD C,N	LD LX,r*	POP IX	RRC r	SRL (IX+N)	
ADD IY,SP	DEC (IY+N)	INC C	LD (IY+N),N	LD D,(HL)	LD LX,N	POP IY	RRCA	SRL (IY+N)	
AND (HL)	DEC A	INC D	LD (NN),A	LD D,(IX+N)	LD LY,r*	PUSH AF	RRD	SRL r	
AND (IX+N)	DEC B	INC DE	LD (NN),BC	LD D,(IY+N)	LD LY,N	PUSH BC	RST 0	SUB (HL)	
AND (IY+N)	DEC BC	INC E	LD (NN),DE	LD D,HX	LD R,A	PUSH DE	RST 8H	SUB (IX+N)	
AND r	DEC C	INC H	LD (NN),HL	LD D,HY	LD SP,(NN)	PUSH HL	RST 10H	SUB (IY+N)	
AND HX	DEC D	INC HL	LD (NN),IX	LD D,LX	LD SP,HL	PUSH IX	RST 18H	SUB r	
AND HY	DEC DE	INC HX	LD (NN),IY	LD D,LY	LD SP,IX	PUSH IY	RST 20H	SUB HX	
AND LX	DEC E	INC HY	LD (NN),SP	LD D,r	LD SP,IY	RES b,(HL)	RST 28H	SUB HY	
AND LY	DEC H	INC IX	LD A,(BC)	LD D,N	LD SP,NN	RES b,(IX+N)	RST 30H	SUB LX	

# CARDIAC (1968)

Opcode	Mnemonic	Description
0	INP	Input – take a number from the input card and put it in a specified memory cell.
1	CLA	Clear and add – clear the accumulator and add the contents of a memory cell to the accumulator.
2	ADD	Add - add the contents of a memory cell to the accumulator.
3	TAC	Test accumulator contents – performs a sign test on the contents of the accumulator.
4	SFT	Shift – shifts the accumulator x places left, then y places right.
5	OUT	Output – take a number from the specified memory cell and write it on an output card.
6	STO	Store – copy the contents of the accumulator into a specified memory cell.
7	SUB	Subtract – subtract the contents of a specified memory cell from the accumulator.
8	JMP	Jump - jump to a specified memory cell
9	HRS	Halt and reset – stop program execution, move bug to cell 00.



**CARDboard Illustrative Aid to Computation**

# Next Time

- Subroutines, recursion.
- Hillis Chapter 3, first two sections.