

198:211 Computer Architecture

- Topics:
 - Processor Design

Where are we now?

- C-Programming
 - A "real" computer language...
- Data Representation
 - Everything goes down to bits and bytes
- Machine representation Language
 - Very limited programming model
- Digital Logic
 - Transistors → Gates → Circuits
 - Circuits → { Memory, Registers, and Components}
- What are we going to do now....

Processor Design

- Figure out how a small subset of the instruction set works in hardware
- Use Hardware blocks to describe data path
- Use control logic to ensure steps of the instruction flows smoothly

Add instruction

- Type of add depends on where operands are located
 - add reg1, reg2
 - Add contents of reg1 to reg2 and store result in reg2
 - add \$constant, reg2
 - Add contents of memory immediately following the instruction to reg 2 and store result in reg2
 - add (effective-address), reg2
 - Add contents of effective address to reg2 and store result in reg2
 - Effective address could be relative; relative + offset; relative + offset, index; relative + offset, index*scaled

Instruction Example

- Addition Instruction **Generic Form**

`addl %edx, %eax` **0 3 rA rB**

Encoded Representation

- Add value in register %edx to that in register %eax
 - Store result in register %eax
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

ADD-Add : note src, dst are reversed in the intel manual

ADD—Add

Opcode	Instruction	Description
04 <i>ib</i>	ADD AL, <i>imm8</i>	Add <i>imm8</i> to AL
05 <i>iw</i>	ADD AX, <i>imm16</i>	Add <i>imm16</i> to AX
05 <i>id</i>	ADD EAX, <i>imm32</i>	Add <i>imm32</i> to EAX
80 <i>0b</i>	ADD <i>rm8,imm8</i>	Add <i>imm8</i> to <i>rm8</i>
81 <i>0w</i>	ADD <i>rm16,imm16</i>	Add <i>imm16</i> to <i>rm16</i>
81 <i>0d</i>	ADD <i>rm32,imm32</i>	Add <i>imm32</i> to <i>rm32</i>
83 <i>0b</i>	ADD <i>rm16,imm8</i>	Add sign-extended <i>imm8</i> to <i>rm16</i>
83 <i>0d</i>	ADD <i>rm32,imm8</i>	Add sign-extended <i>imm8</i> to <i>rm32</i>
00 <i>0r</i>	ADD <i>rm8,r8</i>	Add <i>r8</i> to <i>rm8</i>
01 <i>0r</i>	ADD <i>rm16,r16</i>	Add <i>r16</i> to <i>rm16</i>
01 <i>0r</i>	ADD <i>rm32,r32</i>	Add <i>r32</i> to <i>rm32</i>
02 <i>0r</i>	ADD <i>r8,r8</i>	Add <i>rm8</i> to <i>r8</i>
03 <i>0r</i>	ADD <i>r16,r16</i>	Add <i>rm16</i> to <i>r16</i>
03 <i>0r</i>	ADD <i>r32,r32</i>	Add <i>rm32</i> to <i>r32</i>

In assembly language `add src, dst` means `src + dst → dst`

Table 2-2. 32-Bit Addressing Forms with the Mod/RM Byte

Effective Address	Mod	R/M	Value of Mod/RM Byte (in Hexadecimal)
[EAX]	00	00	00
[ECX]	00	01	01
[EDX]	00	02	02
[EBX]	00	03	03
[ESI]	00	04	04
[EDI]	00	05	05
[EIP]	00	06	06
[EIP]	00	07	07
[EAX]	01	00	40
[ECX]	01	01	41
[EDX]	01	02	42
[EBX]	01	03	43
[ESI]	01	04	44
[EDI]	01	05	45
[EIP]	01	06	46
[EIP]	01	07	47
[EAX]	10	00	80
[ECX]	10	01	81
[EDX]	10	02	82
[EBX]	10	03	83
[ESI]	10	04	84
[EDI]	10	05	85
[EIP]	10	06	86
[EIP]	10	07	87
[EAX]	11	00	C0
[ECX]	11	01	C1
[EDX]	11	02	C2
[EBX]	11	03	C3
[ESI]	11	04	C4
[EDI]	11	05	C5
[EIP]	11	06	C6
[EIP]	11	07	C7

Instruction Example in x86

- Addition Instruction **Generic Form**

`addl %edx, %eax` **0 3 C 2**

Encoded Representation

- Opcode is 03 and src, dst are %edx, %eax
 - from previous table (Table 2.2) code is C2
- So, 03 C2 means add %edx, %eax
- 03 45
- means add 8(%ebp), %eax
- 05
- add \$4, %eax

`addl 8(%ebp), %eax` **0 3 4 5**


`addl $4, %eax` **0 5 000 4**

Arithmetic and Logical Operations


Instruction Code

Function Code


Subtract (rA from rB)



And



Exclusive-Or



- The second byte will vary based on type of operands
- Set condition codes as side effect

Lower 4 bits can vary depending upon the Of operand
20 means 8 byte register transfer,

Lower 4 bits can vary
30 means 8 byte register transfer,

Subtract operation- Instruction Set Reference

SUB—Subtract

Opcode	Instruction	Description
2C db	SUB AL,imm8	Subtract imm8 from AL
2D iw	SUB AX,imm16	Subtract imm16 from AX
2D id	SUB EAX,imm32	Subtract imm32 from EAX
80 15 db	SUB r/m8,imm8	Subtract imm8 from r/m8
81 15 iw	SUB r/m16,imm16	Subtract imm16 from r/m16
81 15 id	SUB r/m32,imm32	Subtract imm32 from r/m32
83 15 db	SUB r/m16,imm8	Subtract sign-extended imm8 from r/m16
83 15 db	SUB r/m32,imm8	Subtract sign-extended imm8 from r/m32
2B /r	SUB r/m8,r8	Subtract r8 from r/m8
29 /r	SUB r/m16,r16	Subtract r16 from r/m16
29 /r	SUB r/m32,r32	Subtract r32 from r/m32
2A /r	SUB r8,r/m8	Subtract r/m8 from r8
2B /r	SUB r16,r/m16	Subtract r/m16 from r16
2B /r	SUB r32,r/m32	Subtract r/m32 from r32

AND—Logical AND

Opcode	Instruction	Description
24 db	AND AL,imm8	AL AND imm8
25 iw	AND AX,imm16	AX AND imm16
25 id	AND EAX,imm32	EAX AND imm32
80 14 db	AND r/m8,imm8	r/m8 AND imm8
81 14 iw	AND r/m16,imm16	r/m16 AND imm16
81 14 id	AND r/m32,imm32	r/m32 AND imm32
83 14 db	AND r/m16,imm8	r/m16 AND imm8 (sign-extended)
83 14 db	AND r/m32,imm8	r/m32 AND imm8 (sign-extended)
20 /r	AND r/m8,r8	r/m8 AND r8
21 /r	AND r/m16,r16	r/m16 AND r16
21 /r	AND r/m32,r32	r/m32 AND r32
22 /r	AND r8,r/m8	r8 AND r/m8
23 /r	AND r16,r/m16	r16 AND r/m16
23 /r	AND r32,r/m32	r32 AND r/m32

Description

This instruction performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. Two memory operands cannot, however, be used in one instruction. Each bit of the instruction result is a 1 if both corresponding bits of the operands are 1; otherwise, it becomes a 0.

Operation

DEST ← DEST AND SRC;

XOR—Logical Exclusive OR

Opcode	Instruction	Description
34 db	XOR AL,imm8	AL XOR imm8
35 iw	XOR AX,imm16	AX XOR imm16
35 id	XOR EAX,imm32	EAX XOR imm32
80 16 db	XOR r/m8,imm8	r/m8 XOR imm8
81 16 iw	XOR r/m16,imm16	r/m16 XOR imm16
81 16 id	XOR r/m32,imm32	r/m32 XOR imm32
83 16 db	XOR r/m16,imm8	r/m16 XOR imm8 (sign-extended)
83 16 db	XOR r/m32,imm8	r/m32 XOR imm8 (sign-extended)
30 /r	XOR r/m8,r8	r/m8 XOR r8
31 /r	XOR r/m16,r16	r/m16 XOR r16
31 /r	XOR r/m32,r32	r/m32 XOR r32
32 /r	XOR r8,r/m8	r8 XOR r/m8
33 /r	XOR r16,r/m16	r16 XOR r/m16
33 /r	XOR r32,r/m32	r32 XOR r/m32

Description


This instruction performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

Single cycle stages


- Fetch Instruction (IF)
- Decode Instruction (ID)
- Execute Instruction (EX)
- Memory access (MEM)
- Write back (WB)
- Update Program Counter (PC)

Building Blocks

- Combinational Logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control
- Storage Elements
 - Store bits
 - Addressable memories
 - Non-addressable registers
 - Loaded only as clock rises




Fetch Instruction




Fetch Instruction and increment Program counter

Add instruction (add %edx, %eax)




- Op code determines type of operation
 - 03 C2
- Operands are in registers
- They are fed to the adder (ALU)
- Result stored back in register
- Based On Instruction the signal to ALU can be +, -, * or /

Add instruction (add \$4, %eax)




- Op code determines type of operation
- 03 05
- One Operand is a register, the other is part of the instruction
- %eax, immediate value
- They are fed to the adder (ALU)
- Result stored back in register

mov instruction (mov 8(%ebp), %eax)



- Op code determines type of operation
- 8b 45
- Load word from memory onto register %eax
- Address is 8 + (%ebp)

mov instruction (mov %eax,8(%ebp))




- Op code determines type of operation
- 89 45
- Store word from register %eax onto memory
- Address is 8 + (%ebp)

MOV—Move

Opcode	Instruction	Description
88 /r	MOV rimm8,r8	Move r8 to rimm8
89 /r	MOV rimm16,r16	Move r16 to rimm16
8B /r	MOV rimm32,r32	Move r32 to rimm32
9A /r	MOV r8,rimm8	Move rimm8 to r8
9B /r	MOV r16,rimm16	Move rimm16 to r16
9C /r	MOV r32,rimm32	Move rimm32 to r32
BC /r	MOV rimm16,Seg*	Move segment register to rimm16
8E /r	MOV Seg,rimm16*	Move rimm16 to segment register
A0	MOV AL,moffs8	Move byte at (seg offset) to AL
A1	MOV AX,moffs16*	Move word at (seg offset) to AX
A1	MOV EAX,moffs32*	Move doubleword at (seg offset) to EAX
A2	MOV moffs8,AL	Move AL to (seg offset)
A3	MOV moffs16,AX	Move AX to (seg offset)
A3	MOV moffs32,EAX	Move EAX to (seg offset)
B0 + rb	MOV r8,imm8	Move imm8 to r8
B8 + rw	MOV r16,imm16	Move imm16 to r16
B8 + r8	MOV r32,imm32	Move imm32 to r32
C6 /D	MOV rimm8,imm8	Move imm8 to rimm8
C7 /D	MOV rimm16,imm16	Move imm16 to rimm16
C7 /D	MOV rimm32,imm32	Move imm32 to rimm32


SEQ Hardware Structure

- State
 - Program counter register (PC)
 - Condition code register (CC)
 - Register File
 - Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions
- Instruction Flow
 - Read instruction at address specified by PC
 - Process through stages
 - Update program counter




SEQ Stages

- Fetch
 - Read instruction from instruction memory
- Decode
 - Read program registers
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers
- PC
 - Update program counter




Instruction Decoding



- Instruction Format
 - Instruction byte icode:ifun
 - Optional register byte rA:rB
 - Optional constant word valC

Executing Arith./Logical Operation

- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - Perform operation
 - Set condition codes
- Do nothing
- Write back
 - Update register
- PC Update
 - Increment PC by 2



Stage Computation: Arith/Log. Ops

	OPI rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA:rB $\leftarrow M_1[PC+1]$	Read register byte
Decode	valP $\leftarrow PC+2$	Compute next PC
	valA $\leftarrow R[rA]$	Read operand A
Execute	valB $\leftarrow R[rB]$	Read operand B
	valE $\leftarrow \text{valB OP valA}$	Perform ALU operation
Memory	Set CC	Set condition code register
Write back	R[rB] $\leftarrow \text{valE}$	Write back result
PC update	PC $\leftarrow \text{valP}$	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing popl



- Fetch
 - Read 2 bytes
 - Read from old stack pointer
- Decode
 - Read stack pointer
 - Write back
- Execute
 - Increment stack pointer by 4
 - Write result to register
 - PC Update
 - Increment PC by 2

POP Instruction

POP—Pop a Value from the Stack


Opcode	Instruction	Description
8F /0	POP m16	Pop top of stack into m16; increment stack pointer
8F /0	POP m32	Pop top of stack into m32; increment stack pointer
58+rw	POP r16	Pop top of stack into r16; increment stack pointer
58+rw	POP r32	Pop top of stack into r32; increment stack pointer
1F	POP DS	Pop top of stack into DS; increment stack pointer
07	POP ES	Pop top of stack into ES; increment stack pointer
17	POP SS	Pop top of stack into SS; increment stack pointer
0F A1	POP FS	Pop top of stack into FS; increment stack pointer
0F A9	POP GS	Pop top of stack into GS; increment stack pointer

Stage Computation: popl

	popl rA	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA:rB $\leftarrow M_1[PC+1]$	Read register byte
Decode	valP $\leftarrow PC+2$	Compute next PC
	valA $\leftarrow \%esp$	Read stack pointer
Execute	valB $\leftarrow \%esp$	Read stack pointer
	valE $\leftarrow \text{valB} + 4$	Increment stack pointer
Memory	valM $\leftarrow M_4[\text{valA}]$	Read from stack
Write back	R[%esp] $\leftarrow \text{valE}$	Update stack pointer
PC update	R[rA] $\leftarrow \text{valM}$	Write back result
	PC $\leftarrow \text{valP}$	Update PC


- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Jumps



- Fetch
 - Read 5 bytes
 - Increment PC by 5
- Decode
 - Do nothing
- Execute
 - Determine whether to take branch based on jump condition and condition codes
- Memory
 - Do nothing
- Write back
 - Do nothing
- PC Update
 - Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps




- Compute both addresses
- Choose based on setting of condition codes and branch condition

Jcc—Jump if Condition Is Met

Opcode	Instruction	Description
77 cd	JAA .rel8	Jump short if above (CF=0) and ZF=0
73 cd	JAE .rel8	Jump short if above or equal (CF=0)
72 cd	JBE .rel8	Jump short if below (CF=1)
76 cd	JBE .rel8	Jump short if below or equal (CF=1 or ZF=1)
73 cd	JC .rel8	Jump short if carry (CF=1)
83 cd	JCCZ .rel8	Jump short if CC register is 0
83 cd	JECXZ .rel8	Jump short if EICX register is 0
74 cd	JE .rel8	Jump short if equal (ZF=1)
7F cd	JG .rel8	Jump short if greater (ZF=0 and SF=CF)
7D cd	JGE .rel8	Jump short if greater or equal (SF=CF)
7C cd	JL .rel8	Jump short if less (SF≠CF)
7E cd	JLE .rel8	Jump short if less or equal (ZF=1 or SF≠CF)
78 cd	JNA .rel8	Jump short if not above (CF=1 or ZF=1)
72 cd	JNAE .rel8	Jump short if not above or equal (CF=1)
79 cd	JNB .rel8	Jump short if not below (CF=0)
77 cd	JNBE .rel8	Jump short if not below or equal (CF=0 and ZF=0)
73 cd	JNC .rel8	Jump short if not carry (CF=0)
75 cd	JNE .rel8	Jump short if not equal (ZF=0)
7E cd	JNG .rel8	Jump short if not greater (ZF=1 or SF≠CF)
7C cd	JNGE .rel8	Jump short if not greater or equal (SF≠CF)
7D cd	JNL .rel8	Jump short if not less (CF=0)
7F cd	JNLE .rel8	Jump short if not less or equal (ZF=0 and SF=CF)
71 cd	JNO .rel8	Jump short if not overflow (OF=0)
79 cd	JNP .rel8	Jump short if not parity (PF=0)
78 cd	JNS .rel8	Jump short if not sign (SF=0)
75 cd	JNZ .rel8	Jump short if not zero (ZF=0)
79 cd	JO .rel8	Jump short if overflow (CF=1)
7A cd	JP .rel8	Jump short if parity (PF=1)
7A cd	JPE .rel8	Jump short if parity even (PF=1)
7B cd	JPO .rel8	Jump short if parity odd (PF=0)
78 cd	JS .rel8	Jump short if sign (SF=1)
74 cd	JZ .rel8	Jump short if zero (ZF=1)
9F 87 cwait	JA .rel16/32	Jump near if above (CF=0) and ZF=0
9F 83 cwait	JAE .rel16/32	Jump near if above or equal (CF=0)
9F 82 cwait	JB .rel16/32	Jump near if below (CF=1)
9F 86 cwait	JBE .rel16/32	Jump near if below or equal (CF=1 or ZF=1)
9F 82 cwait	JC .rel16/32	Jump near if carry (CF=1)

Executing call



- Fetch
 - Read 5 bytes
 - Increment PC by 5
- Decode
 - Read stack pointer
- Execute
 - Decrement stack pointer by 4
- Memory
 - Write incremented PC to new value of stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to Dest

Stage Computation: call

call Dest		
Fetch	$icode:ifun \leftarrow M_1[PC]$	Read instruction byte
	$valC \leftarrow M_4[PC+1]$	Read destination address
	$valP \leftarrow PC+5$	Compute return point
Decode	$valB \leftarrow R[\%esp]$	Read stack pointer
Execute	$valE \leftarrow valB + -4$	Decrement stack pointer
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valC$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Call Opcodes in X86


CALL—Call Procedure

Opcod	Instruction	Description
EB cw	CALL <i>rel16</i>	Call near, relative, displacement relative to next instruction
EB cd	CALL <i>rel32</i>	Call near, relative, displacement relative to next instruction
FF /2	CALL <i>rm16</i>	Call near, absolute indirect, address given in <i>rm16</i>
FF /2	CALL <i>rm32</i>	Call near, absolute indirect, address given in <i>rm32</i>
9A cd	CALL <i>pl16:16</i>	Call far, absolute, address given in operand
9A cp	CALL <i>pl16:32</i>	Call far, absolute, address given in operand
FF /3	CALL <i>m16:16</i>	Call far, absolute indirect, address given in <i>m16:16</i>
FF /3	CALL <i>m16:32</i>	Call far, absolute indirect, address given in <i>m16:32</i>

Description

This instruction saves procedure linking information on the stack and branches to the procedure (called procedure) specified with the destination (target) operand. The target operand specifies the address of the first instruction in the called procedure. This operand can be an immediate value, a general-purpose register, or a memory location.

Executing ret



- Fetch
 - Read 1 byte
 - Read return address from old stack pointer
- Decode
 - Read stack pointer
 - Write back
- Execute
 - Increment stack pointer by 4
 - PC Update
 - Set PC to return address

Stage Computation: ret

ret		
Fetch	$icode:ifun \leftarrow M_1[PC]$	Read instruction byte
	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$	Read operand stack pointer Read operand stack pointer
Execute	$valE \leftarrow valB + 4$	Increment stack pointer
Memory	$valM \leftarrow M_4[valA]$	Read return address
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valM$	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

RET—Return from Procedure

Opcode	Instruction	Description
C3	RET	Near return to calling procedure
CB	RET	Far return to calling procedure
C2 <i>iw</i>	RET <i>imm16</i>	Near return to calling procedure and pop <i>imm16</i> bytes from stack
CA <i>iw</i>	RET <i>imm16</i>	Far return to calling procedure and pop <i>imm16</i> bytes from stack

Description

This instruction transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.